Questa Inspect Ap SW Subscription
Contract Overview
Solicitation details, issuing organization, response deadlines, documents, and interested companies for this government contract opportunity.
AI Contract Overview
The Department of Defense, through ACC-RSA, intends to award a sole source contract to Siemens Industry Software Inc for a Questa Inspect AP software subscription. This proprietary software is essential for performing advanced static analysis on FPGA and CPLD Register-Transfer Level source code, supporting VHDL, Verilog, and SystemVerilog. The subscription provides critical yearly maintenance services to ensure the automatic detection of functional design issues in registers, buses, and memories. This requirement is categorized under NAICS code 513210 and is being processed under FAR 13.501(a)(2)(i). While Siemens is identified as the only capable source, the agency will consider capability statements or proposals from other responsible sources. The notice is identified by solicitation number PANRSA26P0000040377, with a response deadline of September 9, 2026. Performance will take place at Redstone Arsenal, Alabama.
General Info
Agency
NAICS
Place of Performance
Redstone Arsenal, AL, 35898, USASet-Aside
Documents
(2)AI Contract Breakdown
Uniform Contract FormatWhat is UCF?
Uniform Contract Format (UCF) uses AI to break down any contract into standardized sections—scope, pricing, deliverables, and evaluation criteria.
Timeline
Response Deadline
Organization & Contact Information
Full Description
THIS IS A SOLE SOURCE SYNOPSIS. ACC-RSA has a sole source requirement for Questa Inspect Ap Software subscription. This is a Sole Source with Siemens Industry Software Inc IAW FAR 13.50l(a)(2)(i). IAW FAR 5.207(c)(l5) Siemens Industry Software, Inc is the only source capable of fulfilling the Government's requirement for the renewal. This Questa Inspect license is required to run advanced static analysis on Field Programmable Gate Array (FPGA) and Complex Programmable Logic Device (CPLD) Register-Transfer Level (RTL) source code. This specialized tool enables the automatic detection of functional design issues in registers, finite state machines (FSMs), buses, and memories across devices written in VHDL, Verilog, and SystemVerilog with IEEE 1800.2 support. No Solicitation documents exist at this time. This item utilizes North American Industry Classification System (NAICS) Code of 513210. IAW FAR 5.207(c)(16_(ii) all responsible sources may submit a capability statement, proposal, or quotation, which shall be considered by the agency. This provides yearly maintenance services for the proprietary copyrighted software. ACC-RSA will not be responsible for any costs incurred by the interested parties in responding to this notice. This notice of intent is not a request for competitive quotes. Phone calls will not be accepted.
Similar Contracts
Same NAICS industry code
More opportunities from Department Of Defense → W6QK Acc-Rsa
Same awarding agency
